



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#9  
Currey  
2/21/04

In re application of:

Garg *et al.*

Appl. No.: 08/594,401

Filed: January 31, 1996

For: **Superscalar RISC Instruction  
Scheduling**

Art Unit: 2302

Examiner: Donaghue, L.

Atty Docket: SP035.C2

**Declaration Under 37 C.F.R. § 1.132**

**RECEIVED**

FEB 23 2004

Technology Center 2100

Assistant Commissioner for Patents  
Washington, DC 20231

Sanjiv Garg, Kevin R. Iadonato, Le T. Nguyen and Johannes Wang, Applicants in the identified patent application, declare and state as follows:

1. We are the sole inventors of the subject matter described and claimed in part in the present application. The inventive subject matter is a result of our work as part of SMOS System's "Seabird" project team.
2. The Instruction Execution Unit (IEU) described and claimed in part in the present application was a part of S-MOS System's "Seabird" architecture project.
3. Derek J. Lentz, Yoshiyuki Miyayama, Yasuaki Hagiwara and Quang Trang (co-inventors of U.S. Patent No. 5,448,705 to Nguyen *et al.*) were also a part of S-MOS System's "Seabird" project team. U.S. Patent No. 5,448,705 describes and claims in part a method of operation in the overall microprocessor architecture that was created by the "Seabird" project. U.S. Patent No. 5,448,705 describes but does not claim the elements of the IEU.

4. The subject matter of U.S. Patent No. 5,448,705 that is relied upon by the Examiner in the outstanding 35 U.S.C. § 102(e) rejection is a description of our IEU design that is further described and claimed in part in the present application.


I hereby declare that all statements made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

By: \_\_\_\_\_  
Sanjiv Garg

Date: \_\_\_\_\_

By: \_\_\_\_\_  
Kevin R. Iadonato

Date: \_\_\_\_\_

By:   
Le T. Nguyen

Date: March 7, 97

By: \_\_\_\_\_  
Johannes Wang

Date: \_\_\_\_\_



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Garg *et al.*

Appl. No.: 08/594,401

Filed: January 31, 1996

For: **Superscalar RISC Instruction  
Scheduling**

Art Unit: 2302

Examiner: Donaghue, L.

Atty Docket: SP035.C2

**Declaration Under 37 C.F.R. § 1.132**

**RECEIVED**

FEB 23 2004

Technology Center 2100

Assistant Commissioner for Patents  
Washington, DC 20231

Sanjiv Garg, Kevin R. Iadonato, Le T. Nguyen and Johannes Wang, Applicants in the identified patent application, declare and state as follows:

1. We are the sole inventors of the subject matter described and claimed in part in the present application. The inventive subject matter is a result of our work as part of SMOS System's "Seabird" project team.

2. The Instruction Execution Unit (IEU) described and claimed in part in the present application was a part of S-MOS System's "Seabird" architecture project.

3. Derek J. Lentz, Yoshiyuki Miyayama, Yasuaki Hagiwara and Quang Trang (co-inventors of U.S. Patent No. 5,448,705 to Nguyen *et al.*) were also a part of S-MOS System's "Seabird" project team. U.S. Patent No. 5,448,705 describes and claims in part a method of operation in the overall microprocessor architecture that was created by the "Seabird" project. U.S. Patent No. 5,448,705 describes but does not claim the elements of the IEU.

4. The subject matter of U.S. Patent No. 5,448,705 that is relied upon by the Examiner in the outstanding 35 U.S.C. § 102(e) rejection is a description of our IEU design that is further described and claimed in part in the present application.

I hereby declare that all statements made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

By: Sanjiv Garg  
Sanjiv Garg

Date: 3/24/97

By: \_\_\_\_\_  
Kevin R. Iadonato

Date: \_\_\_\_\_

By: \_\_\_\_\_  
Le T. Nguyen

Date: \_\_\_\_\_

By: \_\_\_\_\_  
Johannes Wang

Date: \_\_\_\_\_



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Garg *et al.*

Appl. No.: 08/594,401

Filed: January 31, 1996

For: **Superscalar RISC Instruction  
Scheduling**

Art Unit: 2302

Examiner: Donaghue, L.

Atty Docket: SP035.C2

**Declaration Under 37 C.F.R. § 1.132**

Assistant Commissioner for Patents  
Washington, DC 20231

Sanjiv Garg, Kevin R. Iadonato, Le T. Nguyen and Johannes Wang, Applicants in the identified patent application, declare and state as follows:

1. We are the sole inventors of the subject matter described and claimed in part in the present application. The inventive subject matter is a result of our work as part of SMOS System's "Seabird" project team.
2. The Instruction Execution Unit (IEU) described and claimed in part in the present application was a part of S-MOS System's "Seabird" architecture project.
3. Derek J. Lentz, Yoshiyuki Miyayama, Yasuaki Hagiwara and Quang Trang (co-inventors of U.S. Patent No. 5,448,705 to Nguyen *et al.*) were also a part of S-MOS System's "Seabird" project team. U.S. Patent No. 5,448,705 describes and claims in part a method of operation in the overall microprocessor architecture that was created by the "Seabird" project. U.S. Patent No. 5,448,705 describes but does not claim the elements of the IEU.

4. The subject matter of U.S. Patent No. 5,448,705 that is relied upon by the Examiner in the outstanding 35 U.S.C. § 102(e) rejection is a description of our IEU design that is further described and claimed in part in the present application.

I hereby declare that all statements made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

By: \_\_\_\_\_  
Sanjiv Garg

Date: \_\_\_\_\_

By: Kevin R. Iadonato  
Kevin R. Iadonato

Date: Jan. 15, 1997

By: \_\_\_\_\_  
Le T. Nguyen

Date: \_\_\_\_\_

By: \_\_\_\_\_  
Johannes Wang

Date: \_\_\_\_\_